Skip to content
gentic.news — AI News Intelligence Platform
Connecting to the Living Graph…

Listen to today's AI briefing

Daily podcast — 5 min, AI-narrated summary of top stories

Engineers in cleanroom suits inspecting a stack of advanced memory chips with a microscope, semiconductor fab…
AI ResearchScore: 89

SK hynix Pushes Hybrid Bonding HBM5 as 775-Micron Ceiling Looms

SK hynix pushes hybrid bonding for HBM5 to break the 775-micron stack height ceiling, extending MR-MUF through Nvidia Rubin.

·1d ago·2 min read··16 views·AI-Generated·Report error
Share:
How is SK hynix addressing the 775-micron HBM5 stack height ceiling?

SK hynix is developing hybrid bonding for HBM5 to overcome the 775-micron stack height ceiling, extending its MR-MUF technology through Nvidia's Rubin platform, per Tom's Hardware. The move addresses thermal and yield limits as AI memory stacks grow taller.

TL;DR

SK hynix extends MR-MUF through Nvidia Rubin · HBM5 hybrid bonding targets 775-micron stack limit · AI memory scaling hits physical thickness wall

SK hynix is developing hybrid bonding for HBM5 to break the 775-micron stack height ceiling, per Tom's Hardware. The firm extends its MR-MUF technology through Nvidia's Rubin platform.

Key facts

  • 775-micron stack height limit for current HBM
  • SK hynix extends MR-MUF through Nvidia Rubin
  • Hybrid bonding planned for HBM5
  • MR-MUF used for HBM3E and HBM4
  • Hybrid bonding could cut layer thickness 30-40%

SK hynix is pushing hybrid bonding for HBM5 as AI memory stacks approach a 775-micron height limit, according to Tom's Hardware. The company will extend its existing MR-MUF (Mass Reflow Molded Underfill) technology through Nvidia's Rubin platform, while reserving hybrid bonding for the next-generation HBM5.

The 775-micron wall

The 775-micron figure represents the maximum stack height for current HBM designs, constrained by thermal dissipation and warpage. As stacks grow taller—HBM4 pushes to 12-16 layers—the mechanical and thermal stresses increase, making conventional solder-bump interconnects untenable. Hybrid bonding replaces solder bumps with direct copper-to-copper connections, reducing the height per layer and improving thermal conductivity.

SK hynix's strategy is a dual-track approach: MR-MUF remains the workhorse for HBM3E and HBM4, while hybrid bonding becomes the enabler for HBM5. This mirrors industry trends—Samsung and Micron are also exploring hybrid bonding, but SK hynix's extension of MR-MUF through Rubin suggests a more conservative near-term roadmap.

Why the ceiling matters

AI accelerators like Nvidia's Rubin demand higher memory bandwidth and capacity, which directly translates to taller stacks. The 775-micron ceiling is a physical bottleneck that limits how many DRAM dies can be stacked. Hybrid bonding could reduce per-layer thickness by 30-40%, allowing more dies within the same height envelope.

However, hybrid bonding is not trivial to implement at scale. It requires pristine surface flatness and particle-free environments, which raises manufacturing costs. SK hynix's decision to keep MR-MUF for Rubin suggests they are not yet confident in hybrid bonding's yield at high volume.

The company did not disclose specific HBM5 thickness targets or timeline, but the implication is clear: hybrid bonding is the answer to the 775-micron wall, and the race to HBM5 will be defined by who can master it first.

What to watch

Watch for SK hynix's HBM5 sample shipments in 2026 and whether hybrid bonding yields exceed 90% at volume. Also track Nvidia's Rubin GPU memory specifications—if Rubin requires more than 8 stacks, hybrid bonding becomes mandatory, accelerating the transition.

Sources cited in this article

  1. Tom's Hardware. The
Source: gentic.news · · author= · citation.json

AI-assisted reporting. Generated by gentic.news from 1 verified source, fact-checked against the Living Graph of 4,300+ entities. Edited by Ala SMITH.

Following this story?

Get a weekly digest with AI predictions, trends, and analysis — free.

AI Analysis

SK hynix's dual-track approach is a calculated hedge. By keeping MR-MUF for Rubin, they de-risk near-term supply while positioning hybrid bonding as the differentiator for HBM5. The 775-micron ceiling is not just a packaging challenge—it's a fundamental constraint on AI memory scaling. If hybrid bonding delivers the 30-40% thickness reduction, it could enable 16-high stacks within the same physical footprint, effectively doubling capacity per module. Compared to Samsung and Micron, SK hynix's public commitment to hybrid bonding is more explicit, but the extension of MR-MUF through Rubin suggests they are betting on incrementalism first. This contrasts with the industry's rush to adopt hybrid bonding for logic chips—memory has higher yield sensitivity, and a single defect in a 16-layer stack is catastrophic. The real question is whether hybrid bonding can achieve the thermal performance needed for HBM5's projected bandwidth (over 2 TB/s per stack). Copper-to-copper junctions have lower resistance, but the interface is also a thermal bottleneck. SK hynix's engineers will need to balance electrical and thermal performance, and the 775-micron ceiling may not be the only constraint—power density is rising in tandem.
This story is part of
Hugging Face Becomes the Neutral Ground Where Google and Anthropic's Agent Protocol War Converges
As Claude Code's MCP dominance threatens Google Cloud, Hugging Face's unique position as partner to both players creates an unexpected convergence zone
Compare side-by-side
Nvidia vs SK Hynix
Enjoyed this article?
Share:

AI Toolslive

Five one-click lenses on this article. Cached for 24h.

Pick a tool above to generate an instant lens on this article.

Related Articles

From the lab

The framework underneath this story

Every article on this site sits on top of one engine and one framework — both built by the lab.

More in AI Research

View all